Intel unveils new chip manufacturing technology
Published: 13 Aug 2002 07:39 BST
Intel will increase the performance of its microprocessors next year, in part by spreading out its silicon atoms.
The Santa Clara, California-based chipmaker will use "strained silicon" -- or silicon where the atoms in the chip's silicon base are spaced further apart than normal -- in its chips made on the 90-nanometre manufacturing process, according to Mark Bohr, director of process architecture at Intel.
Chips made on the 90-nanometre process, Intel's first products of the nanotechnology era, will also feature new insulating techniques, smaller internal components and other advances. Prescott, the code name of the chip that will succeed the Pentium 4, will be the first 90-nanometre chip and will arrive in the second half of 2003.
"By stretching the silicon, we can make the electrons move faster" inside the chip, he said. "The basic effect has been demonstrated on large transistors, but there were always doubts that you could achieve the benefits on small, high-performance transistors."
Tinkering at the atomic level is becoming a daily issue for chip manufacturers. For decades, chip manufacturers have steadily shrunk the size of transistors and chips by following Moore's Law, which dictates that the number of transistors on a chip doubles every two years.
Moore's Law has worked so well, though, that engineers now find themselves butting up against the laws of physics. The gate oxide on chips made on the 90-nanometre process, for instance, which separates the sub-elements of a transistor, will measure only five atoms across. Technically, these chips can be classified as nanotechnology parts because their components will measure less than 100 nanometres across.
Designing chips that work and can be manufactured profitably at this level requires more leaps of creativity than in the past, especially when it comes to managing power inside these devices, according to designers and engineers. Fast chips generally require greater amounts of energy. Increased electricity, though, can be detrimental to performance.
To navigate the contradictory demands, Intel redesigned the insulating materials, replacing a silicon-based material with a carbon one, between different layers of the chips with the 90-nanometre chips, Bohr said. The chips will also contain seven, rather than six, layers of transistors like current chips. Stretching the silicon, he added, will increase current flow 10 percent to 20 percent, but increase cost only 2 percent.
Chips made on this manufacturing process will be faster than today's microprocessors, but contain far more transistors. Prototype SRAM (static RAM) chips, a type of memory, produced by Intel contain more than 330 million transistors in a 100-millimetre square space, Bohr said. About 120 billion transistors will fit on a standard 300-millimetre wafer.
Chips made on the 90-nanometre process will first come from the company's fabs in Oregon and later from the facilities in Ireland and New Mexico, which are geared more for mass production.
Although more advanced than current chips made on 130-nanometre manufacturing techniques, the 90-nanometre chips manufacturing process will allow the company to re-use about 75 percent of today's equipment, Bohr said.
"This ensures that we will have a high-volume manufacturing ramp next year," he said.
The 90-nanometre manufacturing process, though, isn't a panacea. Chips made on this process will be more subject to gate leakage, or random energy dissipation, a phenomenon that can reduce battery life and other problems, Bohr said.
Coming up with a system for manufacturing 65-nanometre chips in 2005 will be even more difficult.
"Shrinking it (the gate oxide) to 65 nanometres is going to be pretty tough," he said.
To find out more about the computers and hardware that these chips are being used in, see ZDNet UK's Hardware News Section.
Have your say instantly, and see what others have said. Go to the Chips Central Forum.
Let the Chips Central editor know what you think by email. And sign up for the weekly Chips Central newsletter.









